NavHAL 0.1.0
NAVRobotec's architecture-agnostic HAL for embedded systems.
Loading...
Searching...
No Matches
timer_reg.h File Reference
#include "common/hal_types.h"
#include <stdint.h>
Include dependency graph for timer_reg.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes

struct  TIMx_Reg_Typedef

Macros

#define TIM1_BASE_ADDR   0x40010000
#define GPTIMx_BASE_ADDR   0x40000000
#define TIM9_BASE_ADDR   0x40014000
#define TIMx_CR1_CEN   0x1
#define TIMx_PSC_MASK   0xFFFF
#define TIMx_ARR_MASK   0xFFFF
#define TIM2_5_ARR_MASK   0xFFFFFFFF
#define TIMx_EGR_UG   0x1
#define TIMx_CNT_MASK   0xFFFF
#define TIM2_5_CNT_MASK   0xFFFFFFFF
#define TIMx_DIER_UIE   0x1
#define TIMx_SR_UIF   0x1
#define TIMx_CCRy_MASK   0xFFFF
#define TIM2_5_CCRy_MASK   0xFFFFFFFF
#define TIMx_CCER_CCxE_MASK(n)
#define TIMx_CCMRy_OCzPE_Pos(ch)
#define TIMx_CCMRy_OCzM_Pos(ch)
#define TIMx_CCMRy_OCzM_MASK(ch)
#define TIMx_CCMRy_OCzM_PWM_MODE1_MASK(ch)
#define TIMx_CCMRy_OCxM_PWM_MODE2_MASK(ch)
#define TIMx_CCMRy_OCxPE(ch)

Macro Definition Documentation

◆ GPTIMx_BASE_ADDR

#define GPTIMx_BASE_ADDR   0x40000000

◆ TIM1_BASE_ADDR

#define TIM1_BASE_ADDR   0x40010000

◆ TIM2_5_ARR_MASK

#define TIM2_5_ARR_MASK   0xFFFFFFFF

◆ TIM2_5_CCRy_MASK

#define TIM2_5_CCRy_MASK   0xFFFFFFFF

◆ TIM2_5_CNT_MASK

#define TIM2_5_CNT_MASK   0xFFFFFFFF

◆ TIM9_BASE_ADDR

#define TIM9_BASE_ADDR   0x40014000

◆ TIMx_ARR_MASK

#define TIMx_ARR_MASK   0xFFFF

◆ TIMx_CCER_CCxE_MASK

#define TIMx_CCER_CCxE_MASK ( n)
Value:
(0x1 << (((n % 4) - 1) * 4))

◆ TIMx_CCMRy_OCxM_PWM_MODE2_MASK

#define TIMx_CCMRy_OCxM_PWM_MODE2_MASK ( ch)
Value:
(0x7 << TIMx_CCMRy_OCzM_Pos(ch))
#define TIMx_CCMRy_OCzM_Pos(ch)
Definition timer_reg.h:107

◆ TIMx_CCMRy_OCxPE

#define TIMx_CCMRy_OCxPE ( ch)
Value:
#define TIMx_CCMRy_OCzPE_Pos(ch)
Definition timer_reg.h:106

◆ TIMx_CCMRy_OCzM_MASK

#define TIMx_CCMRy_OCzM_MASK ( ch)
Value:
(0x7 << (TIMx_CCMRy_OCzM_Pos(ch)))

◆ TIMx_CCMRy_OCzM_Pos

#define TIMx_CCMRy_OCzM_Pos ( ch)
Value:
((ch % 2 == 1) ? 0x4 : 0x12)

◆ TIMx_CCMRy_OCzM_PWM_MODE1_MASK

#define TIMx_CCMRy_OCzM_PWM_MODE1_MASK ( ch)
Value:
(0x6 << TIMx_CCMRy_OCzM_Pos(ch))

◆ TIMx_CCMRy_OCzPE_Pos

#define TIMx_CCMRy_OCzPE_Pos ( ch)
Value:
((ch % 2 == 1) ? 0x3 : 0x11)

◆ TIMx_CCRy_MASK

#define TIMx_CCRy_MASK   0xFFFF

◆ TIMx_CNT_MASK

#define TIMx_CNT_MASK   0xFFFF

◆ TIMx_CR1_CEN

#define TIMx_CR1_CEN   0x1

◆ TIMx_DIER_UIE

#define TIMx_DIER_UIE   0x1

◆ TIMx_EGR_UG

#define TIMx_EGR_UG   0x1

◆ TIMx_PSC_MASK

#define TIMx_PSC_MASK   0xFFFF

◆ TIMx_SR_UIF

#define TIMx_SR_UIF   0x1